

DF1-xxDxxLT Series

DC-DC Converter | 1W | SMD12 | Fixed voltage input, unregulated output | 3000VDC



Features

- Compact SMD12 Package
- Operating Temperature Range: -40°C ~ +105°C
- Isolation Voltage: 3000VDC
- Full Load Efficiency: up to 89% (typ.)
- Continuous Short Circuit Protection
- Designed to meet IEC/EN/BS EN/UL 62368

Product Description



The DF1-xxDxxLT series is 1W unregulated DC/DC converters that are ideal and economical solutions for on-board power applications where an isolated voltage is required. Typical applications are digital interfaces, voltage conversion in distributed power systems, general low-frequency analog circuits, relay drive circuits, data exchange circuits, etc. For automated SMD production lines, this series can be supplied in standard tape and reel package.

Selection Guide

Certification	Part No.	Input Voltage	Output			Full Load Efficiency (%) Typ.	Capacitive Load(μF) Max.*
		Nominal (Range) (VDC)	Voltage (VDC)	Current (mA) Min.	Current (mA) Max.		
EN/UL Pending	DF1-03D03LT	3.3 (2.97~3.63)	±3.3	±15	±152	82	1000
	DF1-03D05LT	3.3 (2.97~3.63)	±5	±10	±100	83	1000
	DF1-05D03LT	5 (4.5~5.5)	±3.3	±15	±152	80	1000
	DF1-05D05LT	5 (4.5~5.5)	±5	± 10	± 100	84	1000
	DF1-05D09LT	5 (4.5~5.5)	±9	±6	±56	86	470
	DF1-05D12LT	5 (4.5~5.5)	±12	±5	±42	89	220
	DF1-05D15LT	5 (4.5~5.5)	±15	±4	±34	88	220
	DF1-05D24LT	5 (4.5~5.5)	±24	±3	±21	88	220
	DF1-12D03LT	12 (10.8~13.2)	±3.3	±15	±152	83	1000
	DF1-12D05LT	12 (10.8~13.2)	±5	±10	±100	86	1000
	DF1-12D09LT	12 (10.8~13.2)	±9	±6	±56	89	470
	DF1-12D12LT	12 (10.8~13.2)	±12	±5	±42	89	220
	DF1-12D15LT	12 (10.8~13.2)	±15	±4	±34	89	220

Selection Guide

Certification	Part No.	Input Voltage	Output			Full Load Efficiency (%) Typ.	Capacitive Load(μF) Max.*
		Nominal (Range) (VDC)	Voltage (VDC)	Current (mA) Min.	Current (mA) Max.		
EN/UL Pending	DF1-12D24LT	12 (10.8~13.2)	±24	±3	±21	89	220
	DF1-15D03LT	15 (13.5~16.5)	±3.3	±15	±152	82	1000
	DF1-15D05LT	15 (13.5~16.5)	±5	±10	±100	85	1000
	DF1-15D09LT	15 (13.5~16.5)	±9	±6	±56	88	470
	DF1-15D12LT	15 (13.5~16.5)	±12	±5	±42	89	220
	DF1-15D15LT	15 (13.5~16.5)	±15	±4	±34	89	220
	DF1-15D24LT	15 (13.5~16.5)	±24	±3	±21	89	220
	DF1-24D03LT	24 (21.6~26.4)	±3.3	±15	±152	84	1000
	DF1-24D05LT	24 (21.6~26.4)	±5	±10	±100	87	1000
	DF1-24D09LT	24 (21.6~26.4)	±9	±6	±56	89	470
	DF1-24D12LT	24 (21.6~26.4)	±12	±5	±42	88	220
	DF1-24D15LT	24 (21.6~26.4)	±15	±4	±34	89	220
	DF1-24D24LT	24 (21.6~26.4)	±24	±3	±21	89	220

Note:

- *The capacitive load of the two outputs for positive and negative output is the same.
- The above efficiency is measured at nominal input voltage and rated output load.

Input Specifications

Item	Operating Conditions		Min.	Typ.	Max.	Unit
Input Current (Full Load/No-load)	3.3VDC Input	3.3VDC Output	--	370/10	389/15	mA
		Others	--	365/12	384/18	mA
	5VDC Input	3.3VDC Output	--	250/8	264/15	mA
		5VDC Output	--	238/10	250/15	mA
		9VDC Output	--	233/10	244/15	mA
		12/15/24VDC Output	--	227/18	239/25	mA
	12VDC Input	3.3VDC Output	--	100/7	106/15	mA
		5VDC Output	--	97/7	102/15	mA
		Others	--	94/8	99/15	mA
	15VDC Input	3.3VDC Output	--	82/6	86/15	mA
		5VDC Output	--	78/6	83/15	mA
		Others	--	76/6	80/15	mA
	24VDC Input	3.3VDC Output	--	50/3	53/15	mA
		Others	--	48/4	51/15	mA
Reflected Ripple Current			--	15	--	mA
Surge Voltage	3.3VDC Input		-0.7	--	5	VDC
	5VDC Input		-0.7	--	9	VDC
	12VDC Input		-0.7	--	18	VDC
	15VDC Input		-0.7	--	21	VDC
	24VDC Input		-0.7	--	30	VDC
Input Filter Type			Capacitance Filter			
Hot Plug			Unavailable			

Output Specifications

Item	Operating Conditions		Min.	Typ.	Max.	Unit
Output Voltage Accuracy			See Output Regulation Curve			
Line Regulation	Rated load	3.3V	--	±1.5	--	%
		Others	--	±1.2	--	%
Load regulation	10%~100% load	3.3VDC output	--	10	--	%
		5VDC output	--	10	--	%
		9VDC output	--	8	--	%
		12VDC output	--	8	--	%
		15VDC output	--	8	--	%
		24VDC output	--	6	--	%
Ripple & noise	20MHz bandwidth (peak-to-peak)		--	45	120	mVp-p
Temperature Coefficient	Full load		--	±0.02	--	%/°C
Short Circuit Protection			Continuous, Self-Recovery			

Note: Ripple & noise are measured at 20MHz of bandwidth with a 10uF electrolytic capacitor and a 1uF ceramic capacitor connected in parallel at the output.

General Specifications

Item	Operating Conditions	Min.	Typ.	Max.	Unit
Isolation Voltage	Input-output, test time 1 minute, leakage current less than 1mA	3000	--	--	VDC
Insulation Resistance	Input-output, insulated voltage 500VDC	1000	--	--	MΩ
Isolation Capacitance	Input-Output, 100KHz/0.1V	--	20	--	pF
Operating Temperature	Derating when operating temperature $\geq 85^{\circ}\text{C}$ (See Temperature derating curve chart)	-40	--	105	$^{\circ}\text{C}$
Storage Temperature		-55	--	125	$^{\circ}\text{C}$
Case Temperature Rise	$T_a=25^{\circ}\text{C}$, Nominal Input, Full Load	--	25	--	$^{\circ}\text{C}$
Storage Humidity	Non-condensing	5	--	95	%RH
Reflow Soldering Temperature	Peak Temperature $T_c \leq 245^{\circ}\text{C}$, Time above 217°C max 60s				
Switching Frequency	Full Load, Nominal Input Voltage	--	220	--	kHz
MTBF	MIL-HDBK-217F@ 25°C	>3500Kh			

Mechanical Specifications


Case Material	Black flame-retardant heat-resistant plastic (UL94V-0)
Mechanical Dimensions	15.24 * 11.40 * 7.25 mm
Weight	1.7g(typ.)
Cooling Method	Natural air cooling

Electromagnetic Compatibility (EMC)


EMI	CE	CISPR32/EN55032 CLASS B (EMC recommended circuit see Fig. 2)	
	RE	CISPR32/EN55032 CLASS B (EMC recommended circuit see Fig. 2)	
EMS	ESD	IEC/EN61000-4-2 Contact $\pm 4\text{KV}$, Air $\pm 8\text{KV}$	Perf. Criteria B

Product Characteristic Curve


Temperature Derating Curve




Output Regulation Curve (3.3V Output)




Output Regulation Curve (Others)




Efficiency vs Input Voltage (Full Load, DB2-12D05LT)




Efficiency vs Output Load (Vin=12V, DB2-12D05LT)



Efficiency vs Input Voltage (Full Load, DB2-24D05LT)




Efficiency vs Output Load (Vin=24V, DB2-12D05LT)



Design Reference - Application circuit

Application circuit



(Figure 1)


Recommended Capacitive Load Value Table

Vin	C1	Vo	Co1/Co2
3.3/5VDC	4.7uF/16V	3.3/5VDC	10μF/16V
12VDC	2.2uF/25V	9/12VDC	4.7μF/25V
15VDC	1.0uF/25V	15VDC	1.0μF/25V
24VDC	1.0uF/50V	24VDC	0.47μF/50V

All DC/DC converters in this series are tested according to the recommended application circuit (Figure 1) before the shipment. If further reduction of input and output ripple is required, the external capacitors C1, Co1/Co2 at the input and output terminal can be increased in value, or capacitors with low equivalent series impedance can be selected. For each output, under safe and reliable operating conditions, the maximum capacitance of the filter capacitor must not exceed the maximum capacitive load of the product.

Design Reference - EMC Solutions - Recommended Circuits

EMC Recommended Circuit Design and Application



(Figure 2)

Recommended Parameter Table

Cin1	4.7μF /50V
Cin2	4.7μF /50V
Cout	Refer to Co1/Co2 parameters in Figure 1
CY	1000pF/2kVDC
LDM1	6.8μH

Note:

1. Typical Application

If further reduction of input and output ripple is required, a Capacitance Filter network can be connected at the input and output terminals, as shown in the application circuit in Figure 1. However, appropriate filter capacitors should be selected. If the capacitor is too large, it may cause startup issues. For each output, under conditions ensuring safe and reliable operation, the recommended capacitive load values are detailed in the table.


2. EMC Recommended Circuit: See Figure 2

3. Output Load Requirements

To ensure efficient and reliable operation of the module, the minimum output load during use should not be less than 10% of the rated load. If the required power is indeed small, please connect a resistor in parallel at the output (the sum of the power dissipated by the resistor and the actual power used should be greater than or equal to 10% of the rated power).

Dimensions and Recommended Layout


DF1-xxDxxLT Dimensions and Recommended Layout



Packaging Information


Model series (Tube packaging)	Quantity per tube (pcs/ tube)	Quantity of electrostatic bag (pcs/ bag)	Quantity of inner box (pcs/ box)	Full box Quantity (pcs)
DF1-xxDxxLT	38	760	3040	12160

The schematic diagram of tube packaging is shown below:




Model series (Reel packaging)	Quantity of products carried (pcs/ROLL)	Quantity of electrostatic bag (pcs/ bag)	Quantity of inner box (pcs/ box)	Full box Quantity (pcs)
DF1-xxDxxLT	500	500	1500	3000

The schematic diagram of Reel packaging is shown below:



Package type	Pin	MPQ	Reel Diameter (mm)	Reel Width W1(mm)	A0(mm)	B0(mm)	K0(mm)	P1(mm)	W(mm)	Pin1 Quadrant
SMD	10	500	330	24.5	15.6	12.4	7.45	16	24	Q1



Product precautions

1. The input voltage should not exceed the specified range value, otherwise it may cause permanent and irreparable damage;
2. It is recommended to use at a load of over 5%. If the load is below 5%, the ripple index of the product may exceed the specifications, but it does not affect the reliability of the product;
3. The maximum capacitive load is tested within the input voltage range and under full load conditions;
4. Unless otherwise specified, all indicators in this manual are measured at $T_a=25\text{ }^\circ\text{C}$, humidity<75% RH, nominal input voltage, and output rated load;
5. All indicator testing methods in this manual are based on our company's corporate standards;
6. Our company can provide product customization, and specific requirements can be directly contacted by our technical personnel;
7. Product specifications are subject to change without prior notice.

Manufacturer contact information

Bettpower Guangzhou Electronic Technology Co., Ltd.

Website: www.bettpower.com

Telephone: +86-020-32166256

Email: info@bettpower.com

Address: Room 2514-2515, Building A1,1 Doutang Road, Huangpu District, Guangzhou, China

BETTPOWER is a registered trademark of BETTPOWER Guangzhou Electronic Technology Co., Ltd. All of its product names, models, trademarks and brands are the property of the Company.

BETTPOWER Guangzhou Electronic Technology Co., Ltd reserves all rights and the right of final interpretation.